I. INTRODUCTION
The LLC isolated resonant converters are widely used in dc-dc applications where there is a need to step down high input voltage to a much lower level. Some examples include front-end dc-dc stages reducing a high voltage obtained from a PFC rectifier to a bus voltage level and telecom applications. They are widely adopted because of their high efficiency, high power density, and low electromagnetic interference (EMI) emissions [1] [2] [3] [4] [5] [6] [7] [8] [9] . If properly controlled, LLC converters can achieve narrow switching frequency range, zero voltage switching (ZVS) of primary side switches, and zero current switching (ZCS) of secondary switches (or rectifier diodes) [3] [4] [5] . By eliminating magnetics from the secondary side, these converters can also minimize stress on circuit diodes [1] , [2] .
However, since dynamic characteristic of LLC converters change with operation conditions [3] , their control is more challenging than that of conventional hard-switching solutions.
Conventional methods such as state space averaging have failed to model LLC resonant converters accurately [3] . Therefore, commonly, simulation based methods [2] have been utilized to design linear PID compensator based controllers with fairly low-bandwidth, which provide stability over the full range of operating conditions [2] . The main drawback of this design is a requirement for a large output filter capacitors and, in some cases, increased current and voltage stress of the components [1] .
To improve dynamic performance of LLC converter controllers a number of methods [4] - [5] has been proposed in the past. Among the most effective are proximity time-optimal controllers, namely simplified optimal trajectory controller [4] and sliding mode controller [5] . These controllers achieve the fastest possible response and, therefore, the minimum possible output voltage deviation for step changes allowing for a drastic reduction of the output capacitor. However, they have not been widely adopted, mostly due to relatively high complexity of implementation and, in some cases [4] , sensitivity to converter parameter variations [5] . These digital controllers require costly sensors for fast and accurate current measurement and complex calculation of frequency-changing pattern during transients. This paper introduces a practical digital controller that, similar to the previous fast-response solutions, results in practically smallest possible output voltage deviation without a 978-1-4673-7151-3/15/$31.00 ©2015 IEEEneed for costly current sensors or complex calculations. The new controller, whose simplified diagram is shown in Fig.1 , operates in two modes. In steady-state it works as a conventional frequency-regulated voltage mode controller [13] , [14] . Once a transient is detected the key element of the new controller, transient suppression block, is activated. Based on the output voltage measurements only, this block makes two successive frequency step changes to get to the new steady state. In the first step the effect of the load change on the output capacitor current is reversed in practically fastest possible manner and in the second step the frequency corresponding to the new steady state is set. The first frequency step is calculated from the initial voltage deviation caused by a load transient and adjusted through an auto-tuning process. The new steady state frequency resulting in a bump-less transition from the transient mode is calculated from the ripple measurements. The transient suppression method, which will be described in the following section, is insensitive to converter parameter variations and requires simple hardware for implementation.
II. PRINCIPLE OF OPERATION AND SYSTEM DESCRIPTION
The operation of the transient suppression logic, which is the key novelty of the controller, is inspired by the minimum deviation method for hard switching converters presented in [10] , [11] . Similar to the previous solutions, the goal of obtaining the minimum output voltage deviation is achieved through reversing the output capacitor charging/discharging process until the capacitor voltage deviation, i.e. its derivative, changes the sign and the peak/valley point is detected. At that extreme point the inductor current of the system is also brought to its new steady state and the steady-state PID compensator is reactivated.
For the LLC converter, which key waveforms during transient are shown in Fig. 2 , the implementation of the minimum deviation method is more challenging than for the hard switching solutions. This is because the relation between the inductor and capacitor charging/discharging current is more complex. Another problem is that, unlike in hard switching voltage mode solutions where, for constant input voltage, the duty ratio in steady states before and after transient does not change much, for the LLC controller the steady-state control variable significantly varies. As it can be seen from Fig. 2 , the switching frequencies prior to the load transient and in the new state after the transient has been suppressed are not the same.
Therefore, achieving seamless transition from transient to the new steady state mode is more challenging since the control variable value from the prior steady state cannot be directly used.
The operation of the introduced minimum-deviation LLC controller can be explained by looking at the diagram of Fig.1 and waveforms of Fig. 2 . The transient suppression block changes the switching frequency of the system after detecting the transient based on the initial voltage deviation V out,tr . This initial value is used to determine the size of the first frequency step f in the recovery process. The value T, and therefore f, is calculated starting from the analysis presented in [4] . There, it was shown that the pulse width change of LLC converter resulting in a one-step recovery of the inductor current from a transient for light-to-heavy and heavy-to-light transients can be described as:
where T s is the switching period before the transient, I L is the load step, while, I LL and I HL are load current values at light load and heavy load, respectively.
Eq. 2 can be modified to:
The output current is related to the voltage,
where V out,tr is the initial voltage deviation caused by the transient and C out is the output capacitor value.
Form Fig. 3 current value can be found as:
Replacing (4) and (6) in (1) and (3) 
, ,max
In which K is a constant which represents converter parameters assuming small and slow input voltage (V in ) variation. It can be seen from (7) that, in order to calculate T LH,max (change of switching period) only a simple multiplication needs to be performed. Equation (8) 
can be approximated with:
where x is V out,tr / V ripple .
At the extreme point, after a transient, PID compensator is enabled and takes over the task of the output voltage regulation. Since the switching frequency in the new steady state, and therefore the output of the PID, will be significantly different from those before the transient, re-initialization of the PID is necessary. As it will be shown in the following subsection, without re-initialization the PID would restart from a wrong output value and cause sub-transients negatively affecting stability of the system.
To re-initialize the PID it has been recognized here that the ripple value at the extreme point, i.e. at the peak or valley is equal to that of the new steady state, as illustrated in Fig.2 . This fact is utilized here. At the extreme point the output voltage ripple is measured and from the self-populated look up tables (LUT) the new initial value for the PID is determined, additional details on the operation of this block are given in the following subsection.
III. PRACTICAL IMPLEMENTATION
The hardware implementation of the controller is shown in Fig. 4 and the control algorithm is described with the flowchart of In case of light to heavy transient T LH is determined from (7) and the value K is determined through an auto-tuning process. The change of switching period T HL is calculated and the new switching period is applied in the first switching cycle. If in the next switching cycle transient suppression block is still active it means the voltage has not reached its extreme point, therefore, counter will increase by one. This means the initial value of T LH is not sufficient for the system to get to new state within one cycle. Therefore the value of K needs to be updated for the next occurrence of the transient, that does not need to be of the same value.
In the case of a heavy to light load transient, the value of T HL is determined utilizing a LUT. Transient suppression logic remains active until the voltage reaches its valley point. At this point the ADC stops over sampling and the PID is restarted with the new initial frequency value. As mentioned before, the PID uses initial value from a lookup table upon starting. At the time in which system gets to steady state operation, and remains in steady state for at least 10 cycle, the value of output voltage is used to update the look up table entries.
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IV. EXPERIMENTAL RESULTS
To verify the performance of the introduced controller, a commercial development board [12] with a half-bridge 340 W, 400 V to 12 V, LLC resonant converter is used, where the existing controller is replaced with a custom-made FPGA system. The FPGA based controller is built based on the diagram of Figs. 3 and 4 , and its performances are verified both through simulations and experiments. To avoid any possible Fig. 6 . Transient response of a 3 to 15A load step with PID re-initialization. Vout is the output voltage measurement signal (100mV/div). ILoad is the load step current (5A/div); Vsw_node is the switching signal; Time scale is 50us/div. Fig. 7 . Transient response of a 3 to 15A load step without PID reinitialization. Vout is the output voltage measurement signal (100mV/div). ILoad is the load step current (5A/div); Vsw_node is the switching signal; Time scale is 50us/div. damage to the system, the PID compensator has been tuned through simulation.
Figs. 6 and 7 show the transient response of the system for a 3 A to 15 A load step with and without PID re-initialization, respectively. The results show bump-less transition between different modes, confirming proper operation of the autotuning algorithm.
The experimental results also show faster response with reinitializing, as discussed in subsection II.
The experimental result for light to heavy and heavy to light load transients are shown in Figs. 8 and 9 , respectively. These results are compared to the transient response of a conventionally designed controller, which bandwidth is about a 1/10 th of the switching frequency at an optimal load. In the conventional system, output capacitors are about a 55% larger than that of the introduced system. Fig. 11 shows the transient response of the conventional controller for a light to heavy load transient for a load step-up from 3 A to 21 A The results confirm superior performance of the introduced controller, near minimum possible output voltage deviation, which allows for even further capacitor reduction. The results show effectiveness of the new controller and that, the introduced controller can achieve 33% smaller output voltage deviation compared to the conventional controller while utilizing 60% of the output capacitor size. For the same output voltage deviation the introduced solution potentially allows the 40% utilization of the output capacitor. 
